On an Improved Diagnosis Program by Seshu, S.
7 ?eo C
300: No S ubject 
In v e n t io n  n o t e d  
Da t e :
2. 7 X ^v. £ 'i
7 ' ^ ìd
UNIVERSITY OF ILLINOIS -  URBANA, ILLINOIS
ON AN IMPROVED DIAGNOSIS PROGRAM
S. Seshu
REPORT R-207 MAY, 1964
COORDINATED SCIENCE LABORATORY 
UNIVERSITY OF ILLINOIS 
URBANA, ILLINOIS
Contract DA-28-043-AM C -00073 (E)
The research reported in this document was made 
possible by support extended to the University of 
Illinois , Coordinated Science Laboratory, jointly 
by the Department of the Army, Department of the 
Navy (Office of Naval Research), and the Depart­
ment of the Air Force (O ffice of Scientific Research) 
under Department of Army Contract DA-28-043-AMC- 
00073(E).
1ABSTRACT
In an earlier paper (Seshu, S., and Freeman, D. N., "Diagnosis 
of Asynchronous Switching Systems," IRE Trans, on Elec, Comp., August 
1962, pp, 459-465) an IBM 7090 program for the diagnosis of asynchronous 
circuits was described. The present note describes an improved version 
written for the CDC-1604 computer. The principal improvements are in 
flexibility and intelligence. The present program has been written as 
a tool of research in the problem of self-diagnosis in electronic digital 
computers.
21. Purpose
The main problem at hand is self-diagnosis in electronic 
digital computers. In particular, one would like to know how computers 
should be designed (both at the system level and at the circuit level) 
to facilitate self-diagnosis. The current state of the art in self- 
diagnosis is so primitive that we do not even understand the problems 
involved in making a computer self-diagnosing. We have, therefore, 
chosen to approach the problem experimentally. Namely, we have chosen 
to study an existing computer from the point of view of self-diagnosis 
and examine the problems that arise. The particular example chosen is 
the CSX-1 computer which has been described elsewhere [l]. This machine 
is small enough to be studied in detail and yet complex enough to 
attempt self-diagnosis. Also, since it is a local product it is possible 
to insert machine modifications when they seem useful in the study.
The principal experimental tool is a diagnosis program. The input to 
the program is a logical description of the sequential circuit and the 
output is a testing procedure for the circuit. This note is a description 
of the diagnosis program.
2. General
Seshu and Freeman [5] have described an IBM 7090 program which 
had essentially the same objectives. The 7090 program was not sufficiently 
flexible for use in an experimental study. Also, there was not enough 
intelligence provided as pointed out in [5]. Finally, the 7090 program
is held proprietary. Hence this program.
3The basic theoretical model used here is the same as in 
Seshu and Freeman [5]. The basic assumptions in this model are:
1. The class of possible failures is known and is finite.
2. Each failure transforms a sequential circuit into another 
sequential circuit. That is, only logical failures are to be considered.
3. It is possible to reset the feedback lines momentarily to 
a known initial state, even under failure conditions.
We think of each of the transformed circuits (including the 
original) as a "machine." Thus if N failures are to be considered, a 
given sample is one of N + 1 machines and the problem is to identify 
it. A "test" consists of applying an input and observing the output.
A useful test thus partitions the class of possible machines into 
equivalence classes, the machines within an equivalence class having 
the same output. Now we apply another test to one of the equivalence 
classes, partitioning it further. The entire testing procedure is thus 
a "branching experiment" in the terminology of Moore [3]. Some of the 
tests may be "reset the feedback lines to an initial state."
The fundamental procedure for choosing tests is a simulated 
"multiple experiment" in the sense of Moore [3]. From the given 
description of a sequential circuit, we compile a simulator which can 
simulate the machines 1,2,...,N+1 (for N failures). At each point in 
the process, we try several courses of action. That is, we apply to the 
current subset of machines, tests or sequences of tests. Then we 
evaluate these tests and choose the "best" one in some sense.
4The CDC-1604 program is written in machine language and is 
approximately 10,000 instructions. The size limitations on the 
sequential circuit are: 300 logical elements, 96 inputs, 96 outputs,
48 feedback loops, 1000 failures. The multiples of 48 arise from the 
fact that the 1604 has 48 bit words. All required data is kept in core 
memory. Tapes are used only for input and output. The entire program 
is always in core memory.
3. Program Structure
The general structure of the program is shown in Fig. 1. The 
main communication with the external world is through the control 
routine. This routine is somewhat similar to the CDC FORTRAN resident. 
Its main purpose is to read and obey control statements from any input 
medium. It is sufficiently flexible to permit one to control the flow 
of the program on-line if desired, from the console typewriter. Per­
missible control statements include normal tape handling, assignment of 
media, various problem oriented statements and an "execute” statement. 
The "execute" statement allows any subroutine to be executed. The main 
subroutines can be executed by name (symbolically).
As shown in Fig. 1, there are two driver routines in the pro­
gram proper. One of these is the straight simulation driver. This 
driver will simulate any given sequence of inputs on any of the current 
subsets of machines. Optionally it will interpolate between inputs 
that differ in more than one bit. The other is the normal diagnosis 
driver. It is possible to switch back and forth between the drivers.
5The diagnosis driver has two options. One option provides for 
complete diagnosis or stops the procedure as soon as the present sub­
set is reduced as far as possible (check-out or failure detection only). 
The other provides for a "safety extension" on each branch after it has 
been followed as far as possible. This feature is a factor of safety 
introduced because of the questionable nature of the basic assumptions. 
This safety extension is a test designed for the particular machine, 
where possible, or a random sequence of preset length. The test is 
designed by the combinational test generator to be discussed later.
The diagnosis driver makes a simple-minded indistinguishability test on 
each subset before proceeding.
There are four strategy subroutines which the diagnosis driver 
may call on, for choosing the next input or sequence of inputs. Each 
of these strategy subroutines maintains its own usefulness index 
(average gain per step). The strategy subroutines are always reordered 
according to this index. The diagnosis driver always calls on the first 
one on the ordered list, first. If it is unsuccessful, the driver goes 
to the next one etc. This "adaptive" feature is provided for computa­
tional efficiency. In general the same strategy is useful for circuits 
designed by the same engineer. These indices may be dumped and read in. 
The strategy subroutines operate on the following convention. The 
current status is first saved (by a subroutine discussed later). Then 
a sequence of events is followed on a trial basis. The steps taken are 
saved in a list. If it is found that this sequence is useful, the 
original status is restored and saved sequence of steps is simulated on
6a "use" basis— that is, with output, and updating data. If the sequence 
is not useful, the original status is restored and the subroutine 
exits. Communication parameters indicate the result to the calling 
program. Thus each strategy subroutine is "empowered to act," if useful.
The first (and generally the most useful) strategy is "best 
next or return to good input" strategy. It tries each of the next in­
puts (differing in one bit from the present input) to see if any of 
them are useful. If yes, the one with the largest gain (according to the 
current criterion) is used. It also looks to see if there is more than 
one good next input. If there is, the unused inputs are saved in a 
local list of good inputs (discarding duplicates). If no next input 
gives any gain, the subroutine searches the previously generated list of 
good inputs. If the list is non-empty, each input is tried (interpolat­
ing by one bit changes). They may not be useful now, because the feedback 
states are different or because the current subset of machines is 
different. If any of them is useful, it is used. Otherwise the subroutine 
exits.
The second strategy routine is "try wandering." This routine 
attempts to take a fixed number (specified by an option card) of 
psuedo-random steps in the hope of reaching a useful input. After each 
step, all next inputs are examined. If none of them partition primary 
outputs, feedback outputs are examined. If they are different, the 
input that gives the best gain on the feedback outputs is used. If not, 
a random step is taken. Again if there is no gain after the given number 
of steps, all the data lists are restored, no output occurs and the routine
exits.
7The third strategy is the "combinational” strategy. The basic 
subroutine (of about 1700 instructions) is a combinational test generation 
program. This program treats the circuit as combinational and generates 
a test for any given failure. It is a true "generator"; that is, it can 
be asked to give the next test for the given machine. The tests are 
given as 1, 0, X (don’t care). Options are also available for producing 
only tests for which the test output is a primary output or for pro­
ducing a test with a minimum number of specified (non-X) feedback states.
The strategy subroutine calls on the test generator to produce all tests 
(sequentially) for all machines in the present subset (except the good 
machine). Each of these is tried (with interpolation). Since feedback 
states are not controllable, the tests may not be useful. If any one 
is useful, it is used. If not, no action is taken and the routine exits.
The last is the "reset" strategy. All available resets are 
always stored in memory. The strategy subroutine tries each of the 
resets followed by a fixed number of steps to see if any useful informa­
tion is obtainable. Again if no reset is useful no action is taken.
This facility of trying a sequence of inputs before it is used 
is made possible by the data organization. All tables, with the ex­
ception of those used by the compiled simulator, are treated as lists 
arranged sequentially (the exception is made for speed). Thus, the name 
of the list, and not the table, is made available directly. To try a 
sequence one enters the subroutine "SAVEDATA" which merely changes the 
link portion of the name of each list to point to a psuedo-list. Another 
subroutine "RSTRDATA" restores the links thus recovering the original state.
8This procedure necessitates many address substitutions in each subroutine, 
but memory limitations do not permit all tables to be duplicated. Only 
one ’’level" of saving is possible due to memory limitations.
Interpolation between inputs that differ in more than one bit 
is done by a subroutine with the following conventions. Only paths 
within the subcube defined by the initial and final inputs are tried.
No bit is changed more than once. All paths (within these limits) are 
tried. The first available one (i.e., no malfunctions at any input) is 
stored in a list "PATH” as a sequence bits to change. Exit parameters 
state whether a path was found, whether there is any gain and if so the 
number of machines left in the subset. Another "straight sequence" sub­
routine can be used to simply simulate this sequence of inputs either 
all the way or only until the number of machines left reaches the pre­
scribed number. Thus, once a course of action has been decided upon in 
the "try" mode, it can be simulated rapidly in the "use" mode.
Two criteria are currently available for computing the figure 
of merit of a test. One is the information gain in bits computed as
follows. For a binary partition, if Zp . is the sum of a priori pro-J
babilities of failure over one block of the partition and Zq^ the
similar sum forthe other block, normalized so that_JCp. + Zq . = 1, the’ J J 9
information gain is
I = - ( Zp . log Sp + Zq . log Zq .)J 3 3 J
An n-ary partition is equivalent to a string of n-1 binary partitions.
The subroutine actually consults the list of a priori probabilities. (If
)
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they are not known, they are initialized to equal probabilities.) the 
second criterion is the check-out or detection criterion, which is com­
puted as (number of machines eliminated) / (original number in subset).
An elaborate list of options is available for controlling the 
flow of the program. As an example, the following course of action is 
possible. For rapid failure detection, set the criterion as check-out. 
Now the program is asked to follow the good machine branch as far as 
possible; then come to the typewriter. Now we examine the list of un­
detected failures. If we can (as is often the case) we generate, 
manually, the tests for these failures. Now call on the simulation 
driver to simulate these tests. Set the criterion to information gain, 
ask that the previous partition information be maintained and call on 
the diagnosis driver to complete the diagnosis.
4. Simulation Technique
The essentials of the simulation procedure remain the same 
as in [5], The description of the sequential circuit consists of an 
identification, names of input, output and feedback variables followed 
by the list of logical elements. For each element we have a name, type 
(AND, OR etc.) and a list of inputs. The type may also be a two level 
"macro" (AND-OR, AND-NOR etc.). The description is first processed by 
an organizer program (which arranges it in levels and locates undefined 
feedback loops) before it is read by the diagnosis program. Provision 
is also made for including resets and a list of "previously-tested" 
logical elements on the input tape.
10
This information is translated into a string of machine in­
structions (the simulator) by the logic compiler. The compiler includes 
the instructions necessary for failure simulation and makes up a 
dictionary of failures as in [5]. The orientation of the failure simula­
tion is toward transistor-diode logic. Thus we simulate open circuited 
diodes, short circuited diodes and transistor failures. The logical 
equivalents which are simulated are: input to an AND-type gate is 1,
input to an OR-type gate is 0, output of a gate is 1, output of a gate 
is 0, output of a gate is the same as an input. Simulation of shorts 
and inverter failures (no inversion) are optional.
Since the 1604 has 48 bit words, 48 failures are simulated 
simultaneously. Appropriate driver routines separate the set of 
machines in the present subset into sets of 48 machines and set up the 
failure injection words. The simulator itself is driven by a Huffman 
[2] analysis program which contains race analysis and checks for 
oscillation. Races containing more than 48 branches are considered as 
malfunctions. There is no hazard analysis. By defining feedback loops 
appropriately, it can be made to do Muller [4] analysis. Ideal synchronous 
simulation is also available; however, the failure injection does not 
include failures in timing. Only static (and catastrophic) failures are 
included.
Through calling sequence parameters, it is possible to simulate 
on a trial or use (update feedback and partition information) basis, 
partition on the basis of primary or feedback outputs, stop simulation 
when a malfunction is discovered or complete the simulation. Malfunctioning
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machines are listed in memory according to type of malfunction (critical 
race, oscillation or race followed by oscillation). In the case of 
critical race, all possible final outcomes are also listed.
5. Comparison
The internal bookkeeping in the present program is completely 
different from the one used by Seshu and Freeman [5]. The list of all 
machines arranged according to the present partition, their ordered- 
pair indices, last feedback states and last used inputs are always in 
core memory. When several next inputs are tried, the simulation results 
are overwritten. It is thus necessary to simulate again on a "use" basis 
after the decision is made. Because of the availability of the "save” 
feature, no output occurs unless there is a useful result. Thus the 
"aimless wandering" of the previous program has been eliminated.
Comparison on the basis of running time is somewhat difficult.
The tape handling time has been eliminated resulting in a large gain.
On the other hand, the computing time has been increased by the 
addition of the combinational and reset strategies. Also reset is optimized 
to a specified depth (usually 3 steps). Furthermore, greater use is made 
of previous experience through the "return to good input" technique. 
Essentially the program "ponders" more but puts out a more efficient and 
more complete testing procedure. Overall, the computing time for a 
given problem is about the same as in the Seshu-Freeman program (disregard­
ing the difference between machine speeds).
In very simple problems (such as a circuit containing one or 
two flip-flops) there are still cases where the program is unable to
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detect failures which can be detected. These are generally cases where 
the flip-flops must be set to some particular state before the test is 
applied. Unfortunately there is no memory space available for additional 
programming of any magnitude. The flexibility of the program makes it 
possible to join manually generated tests to program generated tests, 
a feature that was not previously possible. This "joining" may also be 
done on-line. "Almost combinational" circuits which presented problems 
earlier are now easily handled by the combinational test generation pro­
gram.
A detailed technical report on the organizer and disgnosis 
programs is being issued separately.
The help of Mrs. Virginia Metze in the preparation of the pro­
gram is gratefully acknowledged.
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Figure 1. Sequential Circuit Analyzer
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